This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
4681f02a6e
yosys
/
passes
History
Alberto Gonzalez
4681f02a6e
Clean up pseudo-private member usage in `passes/cmds/design.cc`.
2020-03-28 05:10:18 +00:00
..
cmds
Clean up pseudo-private member usage in `passes/cmds/design.cc`.
2020-03-28 05:10:18 +00:00
equiv
xilinx: Add xilinx_dffopt pass (
#1557
)
2019-12-18 13:43:43 +01:00
fsm
fsm_extract: Initialize celltypes with full design.
2020-03-19 18:51:21 +01:00
hierarchy
Merge pull request
#1519
from YosysHQ/eddie/submod_po
2020-03-03 08:19:06 -08:00
memory
Cleanup
2019-12-17 00:25:08 -08:00
opt
ystests: fix write_smt2_write_smt2_cyclic_dependency_fail
2020-02-28 12:33:55 -08:00
pmgen
Merge pull request
#1657
from YosysHQ/dave/xilinx-dsp-multonly
2020-02-02 14:53:32 +00:00
proc
proc_dlatch: Add error handling for incorrect always_(ff|latch|comb) usage
2019-11-21 20:46:41 +00:00
sat
Clean up pseudo-private member usage in `passes/sat/miter.cc`.
2020-03-19 07:07:22 +00:00
techmap
Merge pull request
#1806
from YosysHQ/mwk/techmap-replace-fix
2020-03-26 19:03:37 +01:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00