riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
clairexen 0a14e1e837
Merge pull request #2029 from whitequark/fix-simplify-memory-sv_logic 
ast/simplify: don't bitblast async ROMs declared as `logic`
 		2020-05-29 16:52:11 +02:00
..
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
ast.cc Add AST_SELFSZ and improve handling of bit slices 2020-05-02 11:21:01 +02:00
ast.h Add AST_SELFSZ and improve handling of bit slices 2020-05-02 11:21:01 +02:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
simplify.cc Merge pull request #2029 from whitequark/fix-simplify-memory-sv_logic 2020-05-29 16:52:11 +02:00