yosys/test_parse2synthtrans_port_scalar_1_test.v at 3b294b391202bdac25c822cc06d7572249b38949 - yosys - git with a cup of tea

7 lines

69 B

Verilog

Raw Blame History

 module test(in, out, io);
 inout io;
 output out;
 input in;
 endmodule