This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
3a32729373
yosys
/
tests
/
liberty
/
busdef.lib.filtered.ok
9 lines
104 B
Plaintext
Raw
Blame
History
library(supergate) {
cell(SRAM) {
area : 1 ;
pin(CE1) {
direction : input ;
}
}
}
Reference in New Issue
View Git Blame
Copy Permalink