riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel_alm
History
Claire Xenia Wolf 92e705cb51 Fix files with CRLF line endings 2021-06-09 12:16:33 +02:00
..
common Fix files with CRLF line endings 2021-06-09 12:16:33 +02:00
cyclonev Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
Makefile.inc intel_alm: Add IO buffer insertion 2021-05-15 22:37:06 +01:00
synth_intel_alm.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00