riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/verilog/ifdef_nest.ys

8 lines
62 B
Plaintext
Raw Blame History

read_verilog <<EOF
`ifndef a
`ifdef b
`endif
`else
`endif
EOF
Reference in New Issue View Git Blame Copy Permalink