yosys/tests/sim/sim_sdff.ys

7 lines
132 B
Plaintext

read_verilog sdff.v
proc
opt_dff
stat
select -assert-count 1 t:$sdff
sim -clock clk -r tb_sdff.fst -scope tb_sdff.uut -sim-cmp sdff