This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
31b45c9555
yosys
/
tests
/
verilog
/
upto.ys
5 lines
65 B
Plaintext
Raw
Blame
History
read_verilog <<EOT
module top(input [-128:-65] a);
endmodule
EOT
Reference in New Issue
View Git Blame
Copy Permalink