yosys/tests/sim/dff.v

module dff( input d, clk, output reg q );
	always @( posedge clk )
		q <= d;
endmodule