riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/errors/syntax_err12.v

8 lines
72 B
Verilog
Raw Blame History

interface iface;
endinterface
module a (
iface x = 1'b0
);
endmodule
Reference in New Issue View Git Blame Copy Permalink