mirror of https://github.com/YosysHQ/yosys.git
88 lines
1.8 KiB
Plaintext
88 lines
1.8 KiB
Plaintext
|
|
read_verilog <<EOT
|
|
module opt_expr_add_test(input [3:0] i, input [7:0] j, output [8:0] o);
|
|
assign o = (i << 4) + j;
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$add r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
|
|
|
##########
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module opt_expr_add_signed_test(input signed [3:0] i, input signed [7:0] j, output signed [8:0] o);
|
|
assign o = (i << 4) + j;
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$add r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
|
|
|
##########
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module opt_expr_sub_test1(input [3:0] i, input [7:0] j, output [8:0] o);
|
|
assign o = j - (i << 4);
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$sub r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
|
|
|
##########
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module opt_expr_sub_signed_test1(input signed [3:0] i, input signed [7:0] j, output signed [8:0] o);
|
|
assign o = j - (i << 4);
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$sub r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
|
|
|
##########
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module opt_expr_sub_test2(input [3:0] i, input [7:0] j, output [8:0] o);
|
|
assign o = (i << 4) - j;
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$sub r:A_WIDTH=8 r:B_WIDTH=8 r:Y_WIDTH=9 %i %i %i
|
|
|
|
##########
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module opt_expr_sub_test4(input [3:0] i, output [8:0] o);
|
|
assign o = 5'b00010 - i;
|
|
endmodule
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr -fine
|
|
design -load postopt
|
|
|
|
wreduce
|
|
select -assert-count 1 t:$sub r:A_WIDTH=2 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|