yosys/docs/source/code_examples/techmap/mymul_test.v

5 lines
83 B
Verilog

module test(A, B, Y);
input [1:0] A, B;
output [1:0] Y = A * B;
endmodule