yosys/tests/efinix/add_sub.v

14 lines
133 B
Verilog

module top
(
input [3:0] x,
input [3:0] y,
output [3:0] A,
output [3:0] B
);
assign A = x + y;
assign B = x - y;
endmodule