This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
27d7741540
yosys
/
tests
/
errors
/
syntax_err05.v
5 lines
35 B
Verilog
Raw
Blame
History
module
a
;
input
x
[
2
:
0
]
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink