| .. |
|
.gitignore
|
Hide tri-state warning message for now
|
2019-08-22 16:05:12 -07:00 |
|
add_sub.v
|
Fix tests; Remove simulation;
|
2019-08-20 15:52:25 +03:00 |
|
add_sub.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
adffs.v
|
Remove unused output
|
2019-08-22 16:05:12 -07:00 |
|
adffs.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
common.v
|
Fix all comments from PR
|
2019-08-21 21:52:07 +03:00 |
|
dffs.v
|
Move $dffe to dffs.{v,ys}
|
2019-08-22 16:04:48 -07:00 |
|
dffs.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
div_mod.v
|
Fix tests; Remove simulation;
|
2019-08-20 15:52:25 +03:00 |
|
div_mod.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
latches.v
|
Fix tests; Remove simulation;
|
2019-08-20 15:52:25 +03:00 |
|
latches.ys
|
Remove tech independent synthesis
|
2019-08-22 16:05:12 -07:00 |
|
latches_tb.v
|
Do not print OKAY
|
2019-08-22 16:05:12 -07:00 |
|
memory.v
|
Fix tests; Remove simulation;
|
2019-08-20 15:52:25 +03:00 |
|
memory.ys
|
WIP for equivalency checking memories
|
2019-08-22 16:05:12 -07:00 |
|
memory_tb.v
|
Do not print OKAY
|
2019-08-22 16:05:12 -07:00 |
|
mul.v
|
Make multiplier wider, do not do tech independent synth
|
2019-08-22 16:04:07 -07:00 |
|
mul.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
mux.v
|
Fix tests; Remove simulation;
|
2019-08-20 15:52:25 +03:00 |
|
mux.ys
|
Fix comments
|
2019-08-22 16:05:12 -07:00 |
|
run-test.sh
|
Fail if iverilog fails
|
2019-08-22 16:05:12 -07:00 |
|
tribuf.v
|
Fix all comments from PR
|
2019-08-21 21:52:07 +03:00 |
|
tribuf.ys
|
Fix tribuf test
|
2019-08-22 16:05:12 -07:00 |
36cf0a3dd5