riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/aiger
History
Jannis Harder 7ddec5093f sim: Improvements and fixes for yw cosim 
* Fixed $cover handling
  * Improved sparse memory handling when writing traces
  * JSON summary output
 		2023-01-11 18:07:16 +01:00
..
Makefile.inc Add write_xaiger 2019-02-11 15:18:42 -08:00
aiger.cc sim: Improvements and fixes for yw cosim 2023-01-11 18:07:16 +01:00
xaiger.cc sta: very crude static timing analysis pass 2021-11-25 17:20:27 +01:00