riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel/common
History
Dan Ravensloft 67b4ce06e0 intel: Map M9K BRAM only on families that have it 
This regresses Cyclone V and Cyclone 10 substantially, but these
numbers were artificial, targeting a BRAM that they did not contain.

Amusingly, synth_intel still does better when synthesizing PicoSoC
than Quartus when neither are inferring block RAM.
 		2019-07-23 18:11:11 +01:00
..
altpll_bb.v Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
brams_m9k.txt intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
brams_map_m9k.v intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
m9k_bb.v Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00