yosys/tests/hana/test_simulation_techmap_buf...

4 lines
62 B
Verilog

module test(input in, output out);
assign out = in;
endmodule