yosys/tests/hana/test_simulation_sop_basic_8...

4 lines
54 B
Verilog

module test(output out);
assign out = 1'b0;
endmodule