yosys/tests/hana/test_simulation_sop_basic_1...

6 lines
72 B
Verilog

module test(input [7:0] in, output out);
assign out = ~^in;
endmodule