yosys/tests/hana/test_simulation_inc_1_test.v

6 lines
66 B
Verilog

module test(input in, output out);
assign out = -in;
endmodule