yosys/tests/hana/test_simulation_buffer_3_te...

5 lines
91 B
Verilog

module test(input in, output [1:0] out);
assign out[0] = in;
assign out[1] = in;
endmodule