yosys/tests/hana/test_simulation_buffer_2_te...

5 lines
103 B
Verilog

module test(input [1:0] in, output [1:0] out);
assign out[0] = in[0];
assign out[1] = in[1];
endmodule