mirror of https://github.com/YosysHQ/yosys.git
15 lines
313 B
Verilog
15 lines
313 B
Verilog
module MyCounter (clock, preset, updown, presetdata, counter);
|
|
input clock, preset, updown;
|
|
input [1: 0] presetdata;
|
|
output reg [1:0] counter;
|
|
|
|
always @(posedge clock)
|
|
if(preset)
|
|
counter <= presetdata;
|
|
else
|
|
if(updown)
|
|
counter <= counter + 1;
|
|
else
|
|
counter <= counter - 1;
|
|
endmodule
|