yosys/test_intermout_exprs_unaryplus_test.v at 1f80557adeede4d6fb90bab76e9a8acc2450136c - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule