riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/gowin
History
Pepijn de Vos 1b9f7f49b5 add more DFF to sim lib 2019-09-06 09:01:07 +02:00
..
Makefile.inc support bram initialisation 2019-09-05 17:25:51 +02:00
arith_map.v Updating gowin 2019-09-02 17:43:27 -05:00
bram.txt support bram initialisation 2019-09-05 17:25:51 +02:00
brams_init.py support bram initialisation 2019-09-05 17:25:51 +02:00
brams_init3.vh GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
brams_map.v support bram initialisation 2019-09-05 17:25:51 +02:00
cells_map.v add more DFF to sim lib 2019-09-06 09:01:07 +02:00
cells_sim.v add more DFF to sim lib 2019-09-06 09:01:07 +02:00
determine_init.cc Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
dram.txt GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
drams_map.v GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
synth_gowin.cc support bram initialisation 2019-09-05 17:25:51 +02:00