riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 1b159bc955 Added missing ports and parameters to xilinx brams 2015-02-01 15:42:59 +01:00
..
cmos Added test comments to techlibs/cmos/cmos_cells.lib 2014-01-29 10:51:02 +01:00
common Added "make mklibyosys", some minor API changes 2015-02-01 13:38:46 +01:00
xilinx Added missing ports and parameters to xilinx brams 2015-02-01 15:42:59 +01:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00