riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/intersynth
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2019-04-18 17:45:47 +02:00
..
Makefile.inc Added intersynth backend 2013-03-23 10:58:14 +01:00
intersynth.cc Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00