yosys/docs/source/code_examples/techmap/sym_mul_cells.v

7 lines
134 B
Verilog

module MYMUL(A, B, Y);
parameter WIDTH = 1;
input [WIDTH-1:0] A, B;
output [WIDTH-1:0] Y;
assign Y = A * B;
endmodule