yosys/docs/source/code_examples/extensions/sigmap_test.v

4 lines
67 B
Verilog

module test(input a, output x, y);
assign x = a, y = a;
endmodule