riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Eddie Hung 5b81df57c8 xilinx: tidy up cells_sim.v a little 2020-05-25 09:48:11 -07:00
..
achronix Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
anlogic Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
common Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
coolrunner2 Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
easic Update doc that "-retime" calls abc with "-dff -D 1" 2019-12-30 13:28:29 -08:00
ecp5 ecp5: cleanup unused +/ecp5/abc9_model.v 2020-05-23 08:17:40 -07:00
efinix Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
gowin Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
greenpak4 Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
ice40 Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
intel Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
intel_alm Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
sf2 Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
xilinx xilinx: tidy up cells_sim.v a little 2020-05-25 09:48:11 -07:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00