This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
17b5f23f20
yosys
/
frontends
History
Eddie Hung
c5a9abba11
verilog: move attr from simple_behav_stmt to its children to attach
2020-05-25 07:36:53 -07:00
..
aiger
aiger: -xaiger to return $_FF_ flops
2020-05-14 10:33:56 -07:00
ast
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ilang
frontend: cleanup to use more ID::*, more dict<> instead of map<>
2020-05-04 10:48:37 -07:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
rpc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
verific
Revert "Add support for non-power-of-two mem chunks in verific importer"
2020-05-17 11:31:11 +02:00
verilog
verilog: move attr from simple_behav_stmt to its children to attach
2020-05-25 07:36:53 -07:00