riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends
History
Claire Xenia Wolf 16a177560f Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS} 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 		2021-10-21 05:42:47 +02:00
..
aiger Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ast verilog: fix multiple AST_PREFIX scope resolution issues 2021-09-21 12:10:59 -04:00
blif Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
json Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
liberty Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
rpc Fix argument handling in connect_rpc 2020-10-19 13:40:57 +02:00
rtlil Specify minimum bison version 3.0+ 2021-10-01 21:18:33 -06:00
verific Initial Verific impoter support for {PRIM,WIDE_OPER}_DLATCH{,RS} 2021-10-21 05:42:47 +02:00
verilog Specify minimum bison version 3.0+ 2021-10-01 21:18:33 -06:00