yosys/tests/various/bug4082.ys

read_verilog <<EOF
module top;
  wire a;
  wire b;
  assign a = b;
endmodule
EOF
delete w:a