This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
1476eaba00
yosys
/
docs
/
source
/
code_examples
/
techmap
/
red_or3x1_test.v
6 lines
82 B
Verilog
Raw
Blame
History
module
test
(
A
,
Y
)
;
input
[
6
:
0
]
A
;
output
Y
;
assign
Y
=
|
A
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink