riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/intel_alm
History
Lofty a3a90f6377 Revert "intel_alm: direct M10K instantiation" 
This reverts commit 09ecb9b2cf.
 		2020-07-13 18:05:38 +02:00
..
.gitignore Add missing .gitignore file 2020-06-04 22:25:47 +02:00
add_sub.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
adffs.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
counter.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
dffs.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
fsm.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
logic.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
lutram.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
mul.ys intel_alm: DSP inference 2020-07-05 05:39:20 +02:00
mux.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
quartus_ice.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
run-test.sh synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
shifter.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00
tribuf.ys intel_alm: add Cyclone 10 GX tests 2020-07-05 21:36:38 +02:00