.gitignore
|
ecp5: First BRAM type maps successfully
|
2018-10-10 16:35:19 +01:00 |
Makefile.inc
|
ecp5: Add abc9 option
|
2019-06-14 17:15:02 +01:00 |
abc_5g.box
|
Update comment on boxes
|
2019-06-26 20:00:15 -07:00 |
abc_5g.lut
|
ecp5: Add abc9 option
|
2019-06-14 17:15:02 +01:00 |
bram.txt
|
ecp5: First BRAM type maps successfully
|
2018-10-10 16:35:19 +01:00 |
brams_connect.py
|
ecp5: Script for BRAM IO connections
|
2018-10-10 16:11:00 +01:00 |
brams_init.py
|
ecp5: First BRAM type maps successfully
|
2018-10-10 16:35:19 +01:00 |
brams_map.v
|
ecp5: Disable LSR inversion
|
2018-10-16 12:48:39 +01:00 |
cells_bb.v
|
ecp5: Add DDRDLLA
|
2019-02-19 19:34:37 +00:00 |
cells_map.v
|
Merge origin/master
|
2019-06-27 11:20:15 -07:00 |
cells_sim.v
|
Merge origin/master
|
2019-06-27 11:20:15 -07:00 |
dram.txt
|
ecp5: Don't map ROMs to DRAM
|
2018-10-01 18:34:41 +01:00 |
drams_map.v
|
ecp5: Adding DRAM map
|
2018-07-13 14:08:42 +02:00 |
latches_map.v
|
ecp5: Add latch inference
|
2018-10-19 15:16:40 +01:00 |