This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
1159e48721
yosys
/
tests
/
verilog
/
struct_access.ys
5 lines
101 B
Plaintext
Raw
Blame
History
read_verilog -formal -sv struct_access.sv
proc
opt -full
sat -verify -seq 1 -prove-asserts -show-all
Reference in New Issue
View Git Blame
Copy Permalink