riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/techmap/recursive_map.v

5 lines
66 B
Verilog
Raw Blame History

module sub;
sub _TECHMAP_REPLACE_ ();
bar f0();
endmodule
Reference in New Issue View Git Blame Copy Permalink