yosys/map_mux.v at 1159e487217096cde0aa7a19ca4db095b19cf01f - yosys - git with a cup of tea

6 lines

82 B

Verilog

Raw Blame History

 module top(...);
     input a, b, s;
     output y;
     assign y = s?a:b;
 endmodule