This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
0fb511905a
yosys
/
tests
/
asicworld
/
code_tidbits_wire_example.v
10 lines
106 B
Verilog
Raw
Blame
History
module
wire_example
(
a
,
b
,
y
)
;
input
a
,
b
;
output
y
;
wire
a
,
b
,
y
;
assign
y
=
a
&
b
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink