This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
0fb511905a
yosys
/
tests
/
arch
/
xilinx
/
bug3670.ys
4 lines
76 B
Plaintext
Raw
Blame
History
read_verilog bug3670.v
read_verilog -lib -specify +/xilinx/cells_sim.v
abc9
Reference in New Issue
View Git Blame
Copy Permalink