yosys/tests/various/abc9.v

6 lines
86 B
Verilog

module abc9_test027(output reg o);
initial o = 1'b0;
always @*
o <= ~o;
endmodule