yosys/tests/hana/test_simulation_techmap_and...

4 lines
74 B
Verilog

module TECH_AND5(input [4:0] in, output out);
assign out = ∈
endmodule