yosys/tests/hana/test_simulation_inc_32_test.v

6 lines
79 B
Verilog

module test(input [31:0] in, output [31:0] out);
assign out = -in;
endmodule