yosys/tests/hana/test_simulation_inc_2_test.v

6 lines
77 B
Verilog

module test(input [1:0] in, output [1:0] out);
assign out = -in;
endmodule