yosys/tests/hana/test_simulation_and_7_test.v

4 lines
95 B
Verilog

module test(input [3:0] in, output out);
and myand(out, in[0], in[1], in[2], in[3]);
endmodule