yosys/tests/hana/test_parser_directives_defi...

10 lines
134 B
Verilog

`define parvez ahmad
`define WIRE wire
`define TEN 10
module `parvez();
parameter param = `TEN;
`WIRE w;
assign w = `TEN;
endmodule