riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/hana/test_parse2synthtrans_modul...

3 lines
23 B
Verilog
Raw Blame History

module test;
endmodule
Reference in New Issue View Git Blame Copy Permalink