yosys/tests/hana/test_parse2synthtrans_contassign_1_test.v

module test(in, out);

input wire in;
output  out;
assign out = (in+in);
assign out = 74;
endmodule